1

SoC design challenges in the deep-sub micron era

This plenary session looks at the challenges facing the SoC design world today. We will discuss two new trends and innovation areas 1. Technology, 2. Design Methodology

1

SoC design challenges in the deep-sub micron era

CAD Challenges for Designing a High Frequency Multi-Core SoC Implementation of a First-Generation CELL Processor