<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>Neeraj Paliwal</title><link>https://www.adityapaliwal.net/authors/admin/</link><atom:link href="https://www.adityapaliwal.net/authors/admin/index.xml" rel="self" type="application/rss+xml"/><description>Neeraj Paliwal</description><generator>Source Themes Academic (https://sourcethemes.com/academic/)</generator><language>en-us</language><lastBuildDate>Sun, 31 Aug 2008 00:00:00 +0000</lastBuildDate><image><url>https://www.adityapaliwal.net/img/icon-192.png</url><title>Neeraj Paliwal</title><link>https://www.adityapaliwal.net/authors/admin/</link></image><item><title>SoC design challenges in the deep-sub micron era</title><link>https://www.adityapaliwal.net/publication/soc/</link><pubDate>Sun, 31 Aug 2008 00:00:00 +0000</pubDate><guid>https://www.adityapaliwal.net/publication/soc/</guid><description/></item><item><title>CAD Challenges for Designing a High Frequency Multi-Core SoC Implementation of a First-Generation CELL Processor</title><link>https://www.adityapaliwal.net/publication/dac/</link><pubDate>Thu, 26 Jul 2007 00:00:00 +0000</pubDate><guid>https://www.adityapaliwal.net/publication/dac/</guid><description/></item></channel></rss>